

# Octal buffer (3-State)

# 74ALS241A/74ALS241A-1

## FEATURES


- Octal bus interface
- 3-State buffer outputs sink 24mA and source 15mA
- The -1 version sinks 48 mA

## DESCRIPTION

The 74ALS241A is an octal buffer that is ideal for driving bus lines or buffer memory address registers. The outputs are all capable of sinking 24mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features two output enables,  $\overline{OE}a$  and  $\overline{OE}b$ , each controlling four of the 3-State outputs.

The 74ALS241A-1 sinks 48mA  $I_{OL}$  if the  $V_{CC}$  is limited to 5.0V  $\pm 0.25V$ .

## PIN CONFIGURATION



TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS241A	4.5ns	18mA
74ALS241A-1	4.5ns	18mA

## ORDERING INFORMATION


DESCRIPTION	ORDER CODE	DRAWING NUMBER
	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$	
20-pin plastic DIP	74ALS241AN, 74ALS241A-1N	SOT146-1
20-pin plastic SOL	74ALS241AD, 74ALS241A-1D	SOT163-1
20-pin plastic SSOP Type II	74ALS241ADB, 74ALS241A-1DB	SOT339-1

## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
Ian, Ibn	Data inputs	1.0/1.0	20 $\mu$ A/0.1mA
$\overline{OE}a, \overline{OE}b$	Output Enable inputs (active-Low)	1.0/1.0	20 $\mu$ A/0.1mA
Yan, Ybn	Data outputs	750/240	15mA/24mA
Yan, Ybn	Data outputs (-1 version)	750/480	15mA/48mA

NOTE: One (1.0) ALS unit load is defined as: 20 $\mu$ A in the High state and 0.1mA in the Low state.

## LOGIC SYMBOL




## IEC/IEEE SYMBOL



# Octal buffer (3-State)

# 74ALS241A/74ALS241A-1

## LOGIC DIAGRAM



## FUNCTION TABLE

INPUTS				OUTPUTS	
OEa	ia	OEb	ib	Ya	Yb
L	L	H	L	L	L
L	H	H	H	H	H
H	X	L	X	Z	Z

H = High voltage level  
 L = Low voltage level  
 X = Don't care  
 Z = High impedance "off" state

## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage	-0.5 to +7.0	V
$V_{IN}$	Input voltage	-0.5 to +7.0	V
$I_{IN}$	Input current	-30 to +5	mA
$V_{OUT}$	Voltage applied to output in High output state	-0.5 to $V_{CC}$	V
$I_{OUT}$	Current applied to output in Low output state	All versions	48
		-1 version	96
$T_{amb}$	Operating free-air temperature range	0 to +70	°C
$T_{stg}$	Storage temperature range	-65 to +150	°C

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			0.8	V
$I_{IK}$	Input clamp current			-18	mA
$I_{OH}$	High-level output current			-15	mA
$I_{OL}$	Low-level output current	All versions		24	mA
		-1 version		48 <sup>1</sup>	mA
$T_{amb}$	Operating free-air temperature range	0		+70	°C

### NOTE:

1. The 48mA limit applies only under the condition of  $V_{CC} = 5.0V \pm 5\%$ .

## Octal buffer (3-State)

## 74ALS241A/74ALS241A-1

**DC ELECTRICAL CHARACTERISTICS**

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT	
				MIN	TYP <sup>2</sup>	MAX		
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> ± 10%, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN	I <sub>OH</sub> = -0.4mA	V <sub>CC</sub> - 2		V	
				I <sub>OH</sub> = -3mA	2.4	3.2	V	
			V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN	I <sub>OH</sub> = -15mA	2.0		V	
V <sub>OL</sub>	Low-level output voltage	All versions	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN	I <sub>OL</sub> = 12mA		0.25	0.40	V
				I <sub>OL</sub> = 24mA		0.35	0.50	V
		-1 version	V <sub>CC</sub> = 4.75V, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN	I <sub>OL</sub> = 48mA		0.35	0.50	V
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>		-0.73	-1.5	V	
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V			0.1	mA	
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V			20	μA	
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4V			-0.1	mA	
I <sub>OZH</sub>	Off-state output current, High-level voltage applied		V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V			20	μA	
I <sub>OZL</sub>	Off-state output current, Low-level voltage applied		V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4V			-20	μA	
I <sub>O</sub>	Output current <sup>3</sup>		V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.25V		-30	-112	mA	
I <sub>CC</sub>	Supply current (total)	I <sub>CCH</sub>	V <sub>CC</sub> = MAX			7	15	mA
		I <sub>CCL</sub>				21	26	mA
		I <sub>CCZ</sub>				25	30	mA

**NOTES:**

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = 25°C.
- The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

**AC ELECTRICAL CHARACTERISTICS**


SYMBOL	PARAMETER	TEST CONDITION	LIMITS		UNIT
			T <sub>amb</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω		
			MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay I <sub>n</sub> to Y <sub>n</sub>	Waveform 1	1.5 1.5	10.0 10.0	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable time to High or Low level	Waveform 2 Waveform 3	1.0 2.5	10.0 12.0	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High or Low level	Waveform 2 Waveform 3	1.0 2.5	10.0 12.0	ns

# Octal buffer (3-State)


# 74ALS241A/74ALS241A-1

## AC WAVEFORMS


For all waveforms,  $V_M = 1.3V$ .



Waveform 1. Propagation Delay for Non-Inverting Output



Waveform 2. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 3. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

## TEST CIRCUIT AND WAVEFORMS

**Test Circuit for 3-State Outputs**

SWITCH POSITION	
TEST	SWITCH
$t_{PLZ}, t_{PZL}$	closed
All other	open

**DEFINITIONS:**  
 $R_L$  = Load resistor; see AC electrical characteristics for value.  
 $C_L$  = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.  
 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

**Input Pulse Definition**

Family	INPUT PULSE REQUIREMENTS					
	Amplitude	$V_M$	Rep.Rate	$t_w$	$t_{TLH}$	$t_{THL}$
74ALS	3.5V	1.3V	1MHz	500ns	2.0ns	2.0ns

SC00072